### UNITED STATES PATENT APPLICATION

For

# AN ELECTRONIC ASSEMBLY INCLUDING A DIE HAVING AN INTEGRATED CIRCUIT AND A LAYER OF DIAMOND TO TRANSFER HEAT

Inventors:

Gregory M. Chrysler
Abhay A. Watwe
Sairam Agraharam
Kramadhati V. Ravi
Michael C. Garner

Prepared by:

BLAKELY SOKOLOFF TAYLOR & ZAFMAN LLP 12400 Wilshire Boulevard Los Angeles, CA 90025-1026 (408) 720-8300

Attorney Docket No.: 42390P12135

"Express Mail" mailing label number:	EL617209854US
Date of Deposit: July 31, 2001	
I hereby certify that I am causing this pap	er or fee to be deposited with the United States Postal Service
"Express Mail Post Office to Addressee" s	service on the date indicated above and that this paper or fee has
been addressed to the Assistant Commiss	ioner for Patents, Washington, D. C. 20231
Deborah A. McGovern	and the second s
(Typed or printed name of person mailing	g paper or fee)
(Signature of person mailing paper or fee)	
July 31, 2001	
(Date signed)	

## AN ELECTRONIC ASSEMBLY INCLUDING A DIE HAVING AN INTEGRATED CIRCUIT AND A LAYER OF DIAMOND TO TRANSFER HEAT

5

10

15

20

#### **BACKGROUND OF THE INVENTION**

#### 1). Field of the Invention

This invention relates to a method of manufacturing a combination wafer, dice from the wafer, and an electronic assembly including such a die, wherein the die has a layer of diamond for purposes of conducting heat.

#### 2). Discussion of Related Art

Integrated circuits are usually formed on silicon wafers which are subsequently sawed into individual dice. Each die then has a portion of the silicon wafer with a respective integrated circuit formed thereon. Electronic signals can be provided to and from the integrated circuit. Operation of the integrated circuit causes heating thereof and an increase of temperature of the integrated circuit may cause its destruction. The temperature of all points on the integrated circuit should thus be maintained below a certain maximum temperature. Operation of the integrated circuit is not uniform so that certain points on the integrated circuit generate more heat than others, thus creating

"hot spots". Without the hot spots, it may be possible to increase the average power dissipation of the die while maintaining a desired temperature of the integrated circuit, thus allowing it to operate at a higher frequency.

15

20

#### BRIEF DESCRIPTION OF THE DRAWINGS

The invention is further described by way of examples wherein:

Figure 1a is a cross-sectional side view of a monocrystalline silicon wafer having a thick diamond layer formed thereon;

Figure 1b is a view similar to Figure 1a with the monocrystalline silicon wafer at the top;

Figure 1c is a view similar to Figure 1b after grinding the monocrystalline silicon wafer down;

Figure 1d is a view similar to Figure 1c after an epitaxial silicon layer, integrated circuits, and contacts are formed on the monocrystalline silicon wafer;

Figure 1e is a top plan view of the structure shown in Figure 1d, specifically indicating locations of integrated circuits and scribe streets between them;

Figure 1f is a view similar to Figure 1e after a laser cut to produce singulated dice;

Figure 1g is a cross-sectional side view of an electronic package having one of the dice which is flipped and located on a package substrate;

Figure 2a is a cross-sectional side view of a sacrificial polysilicon wafer having a thick diamond layer and a polysilicon layer formed thereon;

Figure 2b is a view similar to Figure 2a with the polysilicon layer at the

Docket No.: 42390P12135

15

20

bottom;

Figure 2c is a cross-sectional side view of a monocrystalline silicon wafer having ions implanted into an upper surface thereof;

Figure 2d is a view similar to Figure 2c showing a boundary which is formed due to the ions being implanted;

Figure 2e is a cross-sectional side view of a combination wafer constructed by silicon bonding the polysilicon layer to the final monocrystalline silicon film;

Figure 2f is a view similar to Figure 2e after removal of the sacrificial polysilicon wafer;

Figure 2g is a view similar to Figure 2f with the monocrystalline silicon wafer at the top;

Figure 2h is a view similar to Figure 2g after a shearing operation;

Figure 3a is a cross-sectional side view of a sacrificial polysilicon wafer having a thin diamond layer and a polysilicon layer formed thereon;

Figure 3b is a view similar to Figure 3a with the polysilicon layer at the bottom;

Figure 3c is a cross-sectional side view of a monocrystalline silicon wafer having ions implanted into an upper surface thereof;

Figure 3d is a view similar to Figure 3c showing a boundary which is formed due to the ions being implanted;

Figure 3e is a cross-sectional side view of a combination wafer which is

10

formed by silicon bonding the polysilicon layer to a final monocrystalline silicon film of the monocrystalline silicon wafer;

Figure 3f is a view similar to Figure 3e with the monocrystalline silicon wafer at the top;

Figure 3g is a view similar to Figure 3f after a shearing operation;

Figure 3h is a view similar to Figure 3g after the formation of an epitaxial silicon layer, the manufacture of integrated circuits and the formation of contacts;

Figure 3i is a cross-sectional side view of an electronic assembly including a die which is severed from the structure of Figure 3h and a package substrate with contents of the die located on the package substrate; and

Figure 3j is a view similar to Figure 3i after the contacts are attached to the package substrate and the sacrificial polysilicon wafer is removed.

Patent Application 6 Docket No.: 42390P12135

10

15

20

#### DETAILED DESCRIPTION OF THE INVENTION

First, second, and third processes are described respectively with respect to Figures 1a-g, Figures 2a-h, and Figures 3a-j whereby, in each case, a wafer is manufactured, a die from the wafer, and an electronic assembly including the die. The die has a diamond layer which primarily serves to spread heat from hot spots of an integrated circuit in the die.

In the first process, a relatively thick layer is formed which spreads more heat. The first process however utilizes a relatively cumbersome grinding operation. Because the diamond layer is relatively thick, a specialized laser cutting operation is utilized for cutting through the diamond layer.

In the second process, the grinding operation of the first process is eliminated and a shearing operation is utilized instead. A thick diamond layer is also formed in the second process, with associated advantages and disadvantages.

In the third process a shearing operation is also used to eliminate a grinding operation, but a thin diamond layer is formed which is easier to cut with a conventional saw. The thin diamond layer is also covered by a sacrificial polysilicon wafer so that a combined wafer is formed having silicon upper and lower surfaces. Such a combined wafer may be more "transparently" used in conventional machinery for processing conventional silicon wafers. The

10

15

20

sacrificial polysilicon wafer also provides the structural support lacking in the thin diamond layer.

## Utilizing a Grinding Operation in the Production of a Thick Diamond Layer

Figure 1a of the accompanying drawings illustrates a monocrystalline (single crystal) silicon wafer 10 on which a thick diamond layer 12 is deposited. Monocrystalline silicon wafers are manufactured according to a known process. A long thin vertical core of monocrystalline silicon (a semiconductor material) is inserted vertically downwardly into a bath of silicon. The core is then drawn vertically upwardly out of the bath. Monocrystalline silicon deposits on the core while it is drawn out of the bath so that a monocrystalline silicon ingot is formed having a diameter much larger than a diameter of the core. Presently, such an ingot has a diameter of approximately 300 mm and a height which is a multiple of the diameter. The ingot is then sawed into many wafers. Presently, a wafer sawed from an ingot has a thickness of approximately 750 microns. The monocrystalline silicon wafer 10 thus has a diameter of approximately 300 mm and a thickness of approximately 750 microns.

The thick diamond layer 12 is deposited utilizing chemical vapor diamond deposition (CVDD) technology. The monocrystalline silicon wafer 10 is located in the CVDD chamber and heated to a relatively high temperature of for example approximately 1000°C. Gases are then introduced into the chamber which react

10

15

20

with one another to form diamond. The diamond then deposits out of the gases onto an entire upper surface of the monocrystalline silicon wafer 10. The diamond that deposits on the monocrystalline silicon wafer 10 is solid multicrystalline diamond having a thermal conductivity of approximately 1000 W/mK and is attached to an upper surface of the monocrystalline silicon wafer 10. The process is continued until the thick diamond layer 12 has a thickness of between 300 microns and 500 microns. The resulting thick diamond layer 12 thus has a diameter of 300 mm. The combination wafer of Figure 1a is then removed from the CVDD chamber and allowed to cool. Further aspects of deposition of multicrystalline diamond are known in the art and are not further elaborated on herein.

As shown in Figure 1b, the combination wafer of Figure 1a is then flipped so that the monocrystalline silicon wafer 10 is at the top. The thick diamond layer 12 is then located on a surface of a grinding machine. A grinding head of the grinding machine then grinds the monocrystalline silicon wafer 10 down.

Figure 1c illustrates the combination wafer after the monocrystalline silicon wafer 10 is ground down. The monocrystalline silicon wafer 10 typically has a thickness of between 10 and 25 microns. The combination wafer shown in Figure 1c is then removed from the grinding machine. Because the thick diamond layer 12 has a thickness of between 300 and 500 microns, the combination wafer does not break when removed from the grinding machine

10

15

20

and subsequently handled. The thick diamond layer 12 thus provides the structural support for the relatively thin monocrystalline silicon wafer 10. The upper surface of the monocrystalline silicon wafer 10 is subsequently etched and polished to obtain a desired finish. Stresses due to the grinding operation are also removed.

Figure 1d illustrates subsequent fabrication that is carried out on the monocrystalline silicon wafer 10. First, and epitaxial silicon layer 14 is grown on the monocrystalline silicon wafer 10. The epitaxial silicon layer 14 follows the crystal structure of the monocrystalline silicon wafer 10 and is thus also monocrystalline. A primary difference between the epitaxial silicon layer 14 and the monocrystalline silicon wafer 10 is that the expitaxial silicon layer 14 includes dopants. As such, the epitaxial silicon layer 14 is either n-doped or p-doped.

Next, integrated circuits 16A and 16B are formed. An integrated circuit 16A or 16B includes a plurality of semiconductor electronic components such as transistors, capacitors, diodes, etc., and upper lever metalization which connect the electronic components. A transistor has source and drain regions that are implanted into the epitaxial silicon layer 14. These source and drain regions have opposite doping than the bulk of the epitaxial silicon layer 14. The source and drain regions are implanted to a required depth into the epitaxial silicon layer 14 but usually not all the way through the epitaxial silicon layer 14 so that some of the unimplanted epitaxial silicon remains below the respective source or

10

15

20

drain region. The metalization includes metal lines which are all located above the epitaxial silicon layer 14. Contact pads are then formed on the integrated circuits 16A and 16B. The integrated circuits 16A and 16B are identical to one another and are separated from one another by a small scribe street 18. Bumps 20 are then formed on the contact pads on the integrated circuits 16A and 16B. Although not shown, the bumps 20 are in an array and rows and columns on a respective integrated circuit 16A and 16B.

Figure 1e illustrates the combination wafer of Figure 1d from above. The combination wafer has an outer edge 22 having a diameter of approximately 300 mm. Many of the integrated circuits 16 are formed in rows and columns within the edge 22. Each integrated circuit 16 has a rectangular outline. A respective scribe street is located between a respective row or column.

The combination wafer of Figure 1e is then laser cut through the scribe streets 18 into a plurality of dice. Each die thereby includes only one of the integrated circuits 16. Cutting of a wafer is also referred to as "singulation" or "dicing". The thick diamond layer 12 is extremely hard and because of its thickness, it may be difficult to cut the thick diamond layer 12 utilizing a conventional sawing operation, hence the reason for the more sophisticated laser cut.

Figure 1f illustrates two dice 24A and 24B. Each die 24A and 24B includes a respective portion of the thick diamond layer 12, the monocrystalline silicon

10

15

20

wafer 10, and the epitaxial silicon layer 14. The die 24A includes the integrated circuit 16A and the die 24B includes the integrated circuit 16B. Each die 24A and 24B includes a respective set of the bumps 20.

Figure 1g illustrates and electronic assembly including a package substrate 30 and the die 24A. The die 24A is flipped relative to its position in Figure 1f so that the bumps 20 are at the bottom and the thick diamond layer 12 is at the top. Each bump 20 is located on a respective contact pad (to shown) on the package substrate. The electronic assembly 28 is subsequently located in a furnace which melts the bumps 20, and is then cooled so that the bumps 20 are attached to the contact pads on the package substrate 30.

In use, electronic signals can be provided through metal lines and vias in the package substrate 32 and from the bumps 20. The electronic signals transmit through the bumps 20 to and from the integrated circuit 16A. Operation of the integrated circuit 16A causes heating thereof. Heating of the integrated circuit 16A is not uniform from one point thereof to another. Hot spots are thus created at various locations across the integrated circuit 16A.

The heat conducts from the integrated circuit 16A through the epitaxial silicon layer 14 and the monocrystalline silicon wafer 10 to the thick diamond layer 12. Heat conducts easily to the thick diamond layer 12 because the monocrystalline silicon wafer 10 is relatively thin. Because of the relatively high thermal conductivity of the thick diamond layer 12, the heat from the hot spots

conduct horizontally to cooler areas of the thick diamond layer 12. The temperatures at the hot spots thus can be reduced. More heat can conduct horizontally through the thick diamond layer 12 than compared to a thin diamond layer.

5

10

## Utilizing a Shearing Operation in the Production of a Thick Diamond Layer

Figure 2a illustrates a sacrificial polysilicon wafer 50 on which a thick diamond layer 52 is deposited, followed by a polysilicon layer 54. Processes for manufacturing polysilicon wafers are known. A polysilicon ingot is typically manufactured in a casting operation and wafers are then sawed from the ingot. The thick diamond layer 52 is deposited according to the same high-temperature technique discussed with reference to Figure 1a and also has a thickness of between 300 and 500 microns. The polysilicon layer 54 is deposited utilizing known techniques and has a thickness of between 10 and 15 microns.

15

As shown in Figure 2b, the combination wafer is then flipped so that the polysilicon layer 54 is at the bottom.

Figure 2c illustrates a monocrystalline wafer 56 of the kind described with reference to Figure 1a. The monocrystalline wafer 56 also has a diameter of approximately 300 mm and a thickness of approximately 750 microns.

20

Hydrogen ions 58 are implanted into an upper surface of the monocrystalline wafer 56.

10

15

20

Figure 2d illustrates the monocrystalline silicon wafer 56 of Figure 2c after implantation of the ions 58. The ions 58 create a boundary 60 at a location about 10 to 25 microns below an upper surface of the monocrystalline silicon wafer 56 of Figure 2c. For further discussion, the portion below the boundary 60 is referred to as the "monocrystalline silicon wafer 56A" and the region above the boundary is referred to as the "final monocrystalline silicon film 56B". Voids are formed at the boundary 60. The voids weaken attachment of the final monocrystalline silicon form 56B to the monocrystalline silicon wafer 56A.

As shown in Figure 2e, the polysilicon layer 56 is located on the final monocrystalline silicon film 56B and bonded thereto utilizing known silicon bond. The boundary 60 is never exposed to the high CVDD temperatures used for forming the thick diamond layer 52 which could destroy the boundary 60.

As shown in Figure 2f, the sacrificial polysilicon wafer 50 is removed in an etching operation. There is no need for tight control over the etching operation because the thick diamond layer 52 acts as an etch stop. The sacrificial polysilicon wafer 50 can thus be removed relatively fast.

In Figure 2g, the combination wafer of Figure 2f is then flipped so that the monocrystalline silicon wafer 56A is at the top.

As shown in Figure 2h, the monocrystalline silicon wafer 56A is removed from the final monocrystalline silicon film 56B in a shearing operation. The shearing operation may for example involve a jet of gas which impinges on the

10

20

monocrystalline silicon wafer 56A. Because of the voids, the monocrystalline silicon wafer 56A shears from the final monocrystalline silicon film 56B at the boundary 60, thus leaving only the final monocrystalline silicon film 56B on the polysilicon layer 54. The final monocrystalline silicon film 56B is then etched and polished and subsequent processing in carried out as hereinbefore described with reference to Figures 1d-g.

The process described with reference to Figures 2a-h differs from the process described with reference to Figures 1a-g because the grinding operation to obtain the combined wafer of Figure 1c is eliminated. A much faster shearing operation is utilized to obtain the combination wafer of Figure 2h.

As shown in Figure 2h, a thick diamond layer 52 is produced. The thick diamond layer 52 has the same advantages and disadvantages as the thick diamond layer 12 of Figure 1c.

#### 15 <u>Utilizing a Shearing Operation in the Production of a Thin Diamond Layer</u>

In Figure 3a, a sacrificial polysilicon wafer 70 is provided in which a thin diamond layer 72 is deposited followed by a polysilicon layer 74. The thin diamond layer 72 is between 50 and 150 microns thick and is deposited utilizing the same CVDD technology hereinbefore described. In Figure 3b, the combination wafer of Figure 3a is flipped so that the polysilicon layer 74 is at the bottom. In Figure 3c, a monocrystalline silicon wafer 80 is implanted with ions

10

15

20

82. As shown in Figure 3d, the ions create a boundary 84 between a lower monocrystalline silicon wafer 56A and then upper final monocrystalline silicon film 56B. In Figure 3e the polysilicon layer 74 is bonded to the final monocrystalline silicon film 56B. The similarities between Figures 3a-3e with Figures 2a-2e are evident. In Figure 3f, the combination wafer of Figure 3e is flipped so that the monocrystalline silicon wafer 56A is at the top. As shown in Figure 3g, the monocrystalline silicon wafer 56A is then sheared from the final monocrystalline silicon film 56B. The shearing is similar to the shearing described with reference to Figure 2h. An upper surface of the final monocrystalline silicon film 56B is then etched and polished.

As shown in Figure 3h, further processing is then carried out to form integrated circuits 80A and 80B followed by the formation of solder bump contacts 82. The sacrificial polysilicon wafer 70 provides the structural support for all the layers and components formed thereon. The thin diamond layer 72 is generally not thick enough to support the layers thereon without the sacrificial polysilicon layer 70. The sacrificial polysilicon layer 70 provides a lower silicon surface which is similar to conventional silicon wafers. Conventional tools and equipment which are designed to process conventional silicon wafers can be used to also process the combined wafer of Figures 3g and 3h.

A conventional saw is then used to saw through a scribe street 90 between the integrated circuits 80A and 80B. The saw cuts through the final

10

15

20

monocrystalline silicon film 56B, the polysilicon layer 74, the thin diamond layer 72, and the sacrificial polysilicon wafer 70. A conventional saw blade can be used for cutting through the thin diamond layer 72 because it is merely between 50 and 150 microns thick.

Figure 3i illustrates an electronic assembly 100 including a package substrate 102 and one die 104 on the package substrate 102. The die 104 includes respective portions of the sacrificial polysilicon wafer 70, the thin diamond layer 72, the polysilicon layer 74, the final monocrystalline silicon film 56B and the epitaxial silicon layer 78. The die 74 also includes the integrated circuit 80A, and some of the bumps 82. The bumps 82 are located on contacts on the package substrate 102.

The assembly 100 is then locating in a furnace so that the bumps 82 are melted, and then removed from the furnace so that the bumps 82 solidify and attach to the contact pads on the package substrate 102 thereby securing die 104 to the package substrate 102.

The package substrate 102 is sufficiently thick and strong to support the die 104 without the sacrificial polysilicon wafer 70. As shown in Figure 3j, the sacrificial polysilicon wafer 70 may then be removed for example in an etching operation. Without removal of the polysilicon wafer 70, the thin diamond layer may still be able to transfer heat from hot spots of the integrated circuit 80A. However, heat is more easily removed from an upper surface of the thin

diamond layer 72 if the sacrificial polysilicon wafer 70 is removed. After removal of the sacrificial polysilicon wafer 70, the relatively thin die 104 is structurally supported by the package substrate 102.

While certain exemplary embodiments have been described and shown in the accompanying drawings, it is to be understood that such embodiments are merely illustrative and not restrictive of the current invention, and that this invention is not restricted to the specific constructions and arrangements shown and described since modifications may occur to those ordinarily skilled in the art.